In the circuit shown below, assume that the comparators are ideal and all components have zero propagation delay. In one period of the input signal $V_{in}=6 \sin(\omega t)$, the fraction of the time for which the output $OUT$ is in logic state $HIGH$ is
- $1/12$
- $1/2$
- $2/3$
- $5/6$